Design and simulation of continuously logical analog-to-digital converters with adcanced functions for image processors

Скорочена інформація про документ
dc.contributor.authorKrasilenko, V. G.en_US
dc.contributor.authorLazarev, A. A.en_US
dc.contributor.authorNikitovich, D. V.en_US
dc.date.accessioned2018-10-10T11:44:57Z
dc.date.available2018-10-10T11:44:57Z
dc.date.issued2018
dc.descriptionKrasilenko, V. G. Design and simulation of continuously logical analog-to-digital converters with adcanced functions for image processors / V. G. Krasilenko, A. A. Lazarev, D. V. Nikitovich // Інформаційні технології і автоматизація – 2018 : зб. доп. XI Міжнар. наук.-практ. конф., Одеса, 4–5 жовт. 2018 р. / Одес. нац. акад. харч. технологій ; ред. кол.: С. В. Котлик, В. А. Хобін. – Одеса, 2018. – Ч. І. – С. 12–18 : рис. – Бібліогр.: 14 назв.
dc.description.abstractThe paper considers results of design and modeling of continuously logical analog-todigital converters (CL_ADC) based on current mirrors (CM) with advanced functions of preliminary analogue and subsequent processing for creating sensor multi-channel analog-to-digital converters (SMC ADCs) and image processors (IP). For such with parallel inputs-outputs IP and SMC ADCs it is needed active photosensitive basic cells (BC) with an extended electronic circuit, which are considered in paper. Such BCs and ADCs based on them have a number of advantages: high speed and reliability, simplicity, small power consumption, high integration level for linear and matrix structures. We show design of the BC and CL_ADC of photocurrents and their possible implementations and its simulations. We consider CL_ADC with conversion to binary codes and Gray codes. Each channel of the structure consists of several digital-analog cells (DC) on 15-35 CMOS. The amount of DC does not exceed the number of digits of the formed code, and for an iteration type, only one cell of DC, complemented by the device of selection and holding (SHD), is required. One channel of CL_ADC with iteration is based on one DC-(G) and SHD, and it has only 35 CMOS transistors. In such ADCs easily parallel code can be realized and also serial-parallel output code. The circuits and simulation results of their design with OrCAD are shown. The supply voltage of the DC is 1.8÷3.3V, the range of an input photocurrent is 0.1÷24μA, the transformation time is 20÷30nS at 6-8 bit binary or Gray codes. The general power consumption of the ADC with iteration is only 50÷100μW, if the maximum input current is 4μA. Such simple structure of linear array of ADCs with low power consumption and supply voltage 3.3V, and at the same time with good dynamic characteristics (frequency of digitization even for 1.5μm CMOS-technologies is 40÷50 MHz, and can be increased up to 10 times) and accuracy characteristics are show. The CL_ADCs opens new prospects for realization of photo-electronic structures and IP with matrix operands, which are necessary for neural networks, digital processors fuzzy controllers.en_US
dc.identifier.urihttps://card-file.ontu.edu.ua/handle/123456789/4680
dc.subjectcontinuously logical analog-todigital convertersen_US
dc.subjectcurrent mirrorsen_US
dc.subjectsensor multi-channel analog-to-digital convertersen_US
dc.subjectimage processorsen_US
dc.subjectbasic cellsen_US
dc.subjectdigital-analog cellsen_US
dc.subjectselection and holdingen_US
dc.subjectprocessoren_US
dc.subjectuniversal logic elementsen_US
dc.subjectdigital optoelectronic processorsen_US
dc.titleDesign and simulation of continuously logical analog-to-digital converters with adcanced functions for image processorsen_US
dc.typeArticleen_US
Файли
Контейнер файлів
Зараз показуємо 1 - 1 з 1
Ескіз
Назва:
Inform_tekhnol_avtomat_2018_pІ_Krasilenko.pdf
Розмір:
994.81 KB
Формат:
Adobe Portable Document Format
Опис:
Завантажити
Ліцензійна угода
Зараз показуємо 1 - 1 з 1
Ескіз
Назва:
license.txt
Розмір:
1.71 KB
Формат:
Item-specific license agreed upon to submission
Опис:
Завантажити
Зібрання
Інформаційні технології і автоматизація (Information technology and automation)