Design and simulation of continuously logical analog-to-digital converters with adcanced functions for image processors
Вантажиться...
Дата
2018
Назва журналу
Номер ISSN
Назва тому
Видавець
Анотація
The paper considers results of design and modeling of continuously logical analog-todigital
converters (CL_ADC) based on current mirrors (CM) with advanced functions of preliminary
analogue and subsequent processing for creating sensor multi-channel analog-to-digital converters
(SMC ADCs) and image processors (IP). For such with parallel inputs-outputs IP and SMC ADCs it is
needed active photosensitive basic cells (BC) with an extended electronic circuit, which are considered
in paper. Such BCs and ADCs based on them have a number of advantages: high speed and reliability,
simplicity, small power consumption, high integration level for linear and matrix structures. We show
design of the BC and CL_ADC of photocurrents and their possible implementations and its simulations.
We consider CL_ADC with conversion to binary codes and Gray codes. Each channel of the structure
consists of several digital-analog cells (DC) on 15-35 CMOS. The amount of DC does not exceed the
number of digits of the formed code, and for an iteration type, only one cell of DC, complemented by the
device of selection and holding (SHD), is required. One channel of CL_ADC with iteration is based on
one DC-(G) and SHD, and it has only 35 CMOS transistors. In such ADCs easily parallel code can be
realized and also serial-parallel output code. The circuits and simulation results of their design with
OrCAD are shown. The supply voltage of the DC is 1.8÷3.3V, the range of an input photocurrent is
0.1÷24μA, the transformation time is 20÷30nS at 6-8 bit binary or Gray codes. The general power consumption
of the ADC with iteration is only 50÷100μW, if the maximum input current is 4μA. Such simple
structure of linear array of ADCs with low power consumption and supply voltage 3.3V, and at the same
time with good dynamic characteristics (frequency of digitization even for 1.5μm CMOS-technologies is
40÷50 MHz, and can be increased up to 10 times) and accuracy characteristics are show. The CL_ADCs
opens new prospects for realization of photo-electronic structures and IP with matrix operands, which
are necessary for neural networks, digital processors fuzzy controllers.
Опис
Krasilenko, V. G. Design and simulation of continuously logical analog-to-digital converters with adcanced functions for image processors / V. G. Krasilenko, A. A. Lazarev, D. V. Nikitovich // Інформаційні технології і автоматизація – 2018 : зб. доп. XI Міжнар. наук.-практ. конф., Одеса, 4–5 жовт. 2018 р. / Одес. нац. акад. харч. технологій ; ред. кол.: С. В. Котлик, В. А. Хобін. – Одеса, 2018. – Ч. І. – С. 12–18 : рис. – Бібліогр.: 14 назв.
Ключові слова
continuously logical analog-todigital
converters, current mirrors, sensor multi-channel analog-to-digital converters, image processors, basic cells, digital-analog cells, selection and holding, processor, universal logic elements, digital optoelectronic processors